close

Вход

Забыли?

вход по аккаунту

?

DESCRIPTION JPS4851235

код для вставкиСкачать
Patent Translate
Powered by EPO and Google
Notice
This translation is machine-generated. It cannot be guaranteed that it is intelligible, accurate,
complete, reliable or fit for specific purposes. Critical decisions, such as commercially relevant or
financial decisions, should not be based on machine-translation output.
DESCRIPTION JPS4851235
DESCRIPTION OF THE PREFERRED EMBODIMENTS Load protection circuit output during lowpass ? tl L @ path network ungrounded w i ed connected between the load connection terminal
of the transformer-less capacitor capacitor-less transistor amplifier and the ground A second
diode is provided which has a diode 1 connected in series and a cathode k connected, and the
seventh node of the diode @a is connected to the base of the cathode t-10D transistor of the first
diode as a first PIP ) Each on the base of the Landa! And the emitter t-ground of the tenth drain
transistor and the first drain transistor, and between the collector of the transistor 10 and the
power supply, and of the first step transistor An emitter of a second old transistor, each of which
has a resistor t-connected between the reflector and the -B power supply, and further has a base
connected to the collector of the wi1 low transistor, and a base t at the collector of the second
transistor of the llK1; -A distance relay winding t-connected to the emitter of the drop gate
connected to the transistor-further t7t, the own transistor of the aperture; and the emitter of the
second old transistor and the 1g! A third diode whose cathode is connected to the emitter side of
the second yeast transistor, and the emitter of the transistor and the base of the tenth transistor; ,
And the fourth diode ? ? whose seventh node is connected to the emitter side of the twentieth
? transistor, the load protection @ path provided
& Claims
& Outgoing transformerless output capacitorless transistor amplifier (0'J'L-007,) 9 inverter
amplification reverberation in which the load is DC-connected to the amplifier. Because of the
excellent characteristics in the number deposit area, it has recently become more and more noted
K. и EndPage: 1 By the way, equipped with 2 power supply of the workers ?? In the Il OCL)
transistor amplifier, since the DC power supply is connected through the load, a large number of
amplifiers constituting the amplifier are added! If any one of the elements is destroyed for some
10-04-2019
1
reason, a large DC unbalance blue charge R fItf in the load may burn out the load and cause an
accident such as off. So, in order to prevent the above-mentioned accident, in the conventional
OTL и OOL) tung sistor amplifier, insert the load vc @ line ic 7 Aze with the load connection
terminal of the amplifier and the load! ?? In practice, when an excessive current flows to the
load, it may be broken to protect the load, or some vh may detect an unbalanced DC voltage, for
example, a semiconductor element such as a thyristor, at the connection terminal of the load.
circuit! When the unbalance voltage appears on the load connection terminal, the thyristor is
connected to one point, and a large current flows from 7 tK to 7 kase to melt it and protect the
load. Although protection measures have been used, in the above-mentioned protection method
for the former, DC bias voltage appears at the load connection terminal, and load #C DC large
current flows for the first time only after the 7 AGEs In order to melt the wire, there is a
drawback that the load protection is lacking 69, 9 and in the above two protection systems, the
protection circuit operates once in danger of using Zaze. Then there is a disadvantage that the Igi
path does not return automatically when it returns to the normal state. In addition, as the other
11 circuits, add an A bias in advance and add an unbalanced DC voltage appearing on the load
connection 41-shaped capacitor to the semiconductor device to make it operate, thereby making
the relay work. Attempts have been made to cut off the load circuit, etc., but this conventional
method also has the disadvantage that the stability is insufficient in i. The present invention
allows the above-mentioned conventional ring l11 circuit to be disconnected at the load
connection terminal [151E unbalanced voltage, and thus, the load connection terminal of the
amplifier and the load are disconnected rapidly. Load protection circuit lIi with no drawbacks. It
is provided, and its contents will be described below with reference to the attached drawings. The
attached drawing is a circuit diagram of one embodiment of a load holding circuit according to
the present invention.
? ? ? ? ? ? ? ? ? ? ? ? ? ? 09 L, OOL) Fistance amplifier in in, al, al ** anq said each
0 '! LL, OOL) Landsister amplifier ? ? ? A! l # C Each load connection terminal. Between each
of the load connection terminals al and al ** an and the ground, a set of contacts 71 consisting of
movable contacts and fixed contacts of the t relay Y provided in the load protection circuit, y2t и
load 21 and BW A series connection circuit with @ -Ell "n is provided. The low-pass filtering
networks IJFI and XalQPQ axes h are connected to each of the 0'JZ-00L) frame / dista amplifiers,
and the ungrounded lI ladders of the respective low-pass filtering networks are connected to
each other. Three diodes vm, each exhibiting opposite connection polarity! -In this specification 0
where Dth, nxb, m, II @ vh, D211 are connected (in this case, the diode is connected with the
anode to the ungrounded i + us child of each low-pass filter tlLrgi network (figure In the example
in the butterfly, diode Dla. A diode (Dlb и ?DIXI) @ $ 1 diode and a diode connected to the
ungrounded g4 insulator of each low pass filtering network (in the example in the figure, the
diode DaL, ? b It is called a D2n tg diode. The above-mentioned% first diodes D1m, Dl'b иии Din
are connected to the base <@ of the ? 1 ? transistor q1, and each D2 diode D2a, Dgb-и D button
is a first place transistor ?Connected to the base of The transistor q1 and the emitter of the
10-04-2019
2
transistor Q2 are grounded in common, and the collector of the transistor C is connected to the
publication power source via the resistor m2, and the collector of the transistor Qa is connected
to the power source via the resistor R1at-> power source. Connected The base power of the
transistor Q1 is connected to the base of the transistor Q1. The transistor Q5 of M2 has its
collector connected to the power supply ICI! A second transistor connected in series and having a
base connected to the collector of the transistor QjI has its collector connected to the four power
supplies and the transistor Q3. Relay between u's emitters! Relay winding is connected. Oh, the
emitter of the transistor ? and the end page of the transistor ? ? EndPage: 2 ? The base 7
181 181 I is connected to the emitter side of the transistor ? ? ? ? ? ?? ?? 5 One diode
D5 of the ? 5 is connected, On the other hand, between the emitter of the transistor and the
base of the transistor q1, a diode island of ? ? 4 is connected with a connection polarity such
that the anode is in contact with the emitter of the transistor Q4 and IR is connected.
The load protection circuit of the present invention having the above-described fifteenth
configuration operates as follows. That is, when a DC unbalanced voltage is generated in any of
the load connection layers of the ? L-OGL) transistor amplifier 1 connected to the load
protection circuit of the present invention, Aj 1 ? и red, 7 [F.sub.IN unbalance voltage is applied
to .chi.1 and eighth diodes via a low pass filter and a pass network. The operation of the load
protection circuit according to the present invention will be described by taking, as an example,
the case where the load connection terminal alKi [fL unbalance voltage appears f 'of the O'f'It,
OOL) transistor amplifier 1 for the sake of concrete operation explanation. 11t ? 1 * light, first,
if a positive @ current equilibrium voltage appears on the load connection layer & l, then the load
? [positive voltage of the terminal a is lower than the 11 M wave circuit end J and the first The
transistor Q1 which is supplied to the base of the tenth pus transistor q1 via the diode D
grandchild and which is normally in the cutoff state Kto is made conductive from K, and the
potential of the collector of the transistor q1 is a voltage drop due to the resistance RIK: Thus, the
transistor St is switched to the shut off state which is normally turned on. The transistor Q3 is
shut off in the above 19! When you move to 1, ? power supply ? collector of transistor ? same
emitter ? relay! Relay ** ? emitter of Tonji star ? same collector ? ? h reference potential
point (earth potential point) in one path of power supply, apparently to move to the inside of the
upper transistor wall, ton 9xIQ3e): c @@ fIO1 ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?
t ? ? 1% * t,..., the negative potential of which is transmitted to the) base transistor Q, IB) base
via the first and second diodes xx5 to shut off the transistor U To transition to the conduction
state. Transistor ctso, a due to transition from disconnected state to conductive state! The
transistor C4j & O: I The potential of the rect is lowered by the voltage drop of the resistor R2 (so
that the transistor St-transition from the blocking state to the blocking state). As described above,
when both the transistor and the switch are shut off, the relay! The contact between the movable
contact and the fixed contact at each contact set yl, y 2 иии door is released, and the load EII'l, SP! и
и 8Pn is disconnected from load connection end-child al, a2 ? и strong. On the contrary to the
above, when the load connection ladder allc negative DC unbalanced voltage appears, the
10-04-2019
3
negative voltage of the load connection terminal a1 is low-passed via the low frequency circuit
@jilLFFI and the diode 2 The one-time transistor B2 is supplied to the base of the transistor q2,
whereby the normally disconnected BK-like transistor solution is rendered conductive.
As a result of the transition of the threshold transistor Q2 to the conductive state, the potential of
the collector of the transistor q2 is lowered due to the voltage drop of the resistor R2, and the
transistor U normally brought into the conductive state is shifted to the 31 Wfr state. The
transition from the conduction state of the transistor ? ? to the cutoff state vC, ? power supply
? collector of transistor ? emitter of relay Y relay wire of relay Y ? emitter of tof ister ?
collector of the same ? reference potential point in the power supply Wlt (earth Since the
potential point) apparently moves to the inside of the upper transistor Q4, the potential of the
emitter of the transistor becomes more positive than the reference potential, and the positive
potential is transmitted to the base of the transistor Q1 through the fourth diode island. The
transistor Q1 is shifted from the off state to the on state. Since the transistor Q1 changes from
the conductive state to the conductive state by the transition of the transistor Q1 from the
conductive state to the conductive state, the transistor wall Qk is in the conductive state 19, each
pair of contacts of relay Y 71 # 72 "и The contact between the movable contact and the fixed
contact is released and disconnected from the load 8P1, 8P21-5pnH load connection scrap al and
ag ** an. The above operation is # # load connection! It is needless to say that an unbalanced DC
voltage is generated in some% C1 of the load ? I # other than the laminator & l and the
laminator am и 11an and it is needless to say that the same operation is carried out. EndPage: 3
Ray Y contact between the resistor and the ground connected to the final stage emitter circuit in
the amplifier 1 and the ground are secure. 48-51235 (4) will be completed promptly and
completely.
Brief Description of the Drawings Patent Assignee Nippon Beo Co., Ltd. Attorney Attorney
Attorney Takamasa EndPage:?
10-04-2019
4
Документ
Категория
Без категории
Просмотров
0
Размер файла
14 Кб
Теги
description, jps4851235
1/--страниц
Пожаловаться на содержимое документа